
SM320F2812-HT
www.ti.com
SGUS062B– JUNE 2009– REVISED JUNE 2011
4 Peripherals ....................................................................................................................... 50
4.1 32-Bit CPU-Timers 0/1/2 ................................................................................................. 50
4.2 Event Manager Modules (EVA, EVB) ................................................................................... 53
4.2.1 General-Purpose (GP) Timers ................................................................................ 56
4.2.2 Full-Compare Units ............................................................................................. 56
4.2.3 Programmable Deadband Generator ........................................................................ 56
4.2.4 PWM Waveform Generation .................................................................................. 56
4.2.5 Double Update PWM Mode ................................................................................... 56
4.2.6 PWM Characteristics ........................................................................................... 57
4.2.7 Capture Unit ..................................................................................................... 57
4.2.8 Quadrature-Encoder Pulse (QEP) Circuit ................................................................... 57
4.2.9 External ADC Start-of-Conversion ........................................................................... 57
4.3 Enhanced Analog-to-Digital Converter (ADC) Module ............................................................... 58
4.4 Enhanced Controller Area Network (eCAN) Module .................................................................. 63
4.5 Multichannel Buffered Serial Port (McBSP) Module .................................................................. 67
4.6 Serial Communications Interface (SCI) Module ....................................................................... 71
4.7 Serial Peripheral Interface (SPI) Module ............................................................................... 74
4.8 GPIO MUX ................................................................................................................. 77
5 Development Support ........................................................................................................ 80
5.1 Device and Development Support Tool Nomenclature ............................................................... 80
5.2 Documentation Support ................................................................................................... 81
6 Electrical Specifications ..................................................................................................... 84
6.1 Absolute Maximum Ratings .............................................................................................. 84
6.2 Recommended Operating Conditions .................................................................................. 85
6.3 Electrical Characteristics ................................................................................................. 85
6.4 Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During
Low-Power Modes at 150-MHz SYSCLKOUT ......................................................................... 87
6.5 Current Consumption Graphs ............................................................................................ 88
6.6 Reducing Current Consumption ......................................................................................... 89
6.7 Power Sequencing Requirements ....................................................................................... 89
6.8 Signal Transition Levels .................................................................................................. 91
6.9 Timing Parameter Symbology ........................................................................................... 92
6.10 General Notes on Timing Parameters .................................................................................. 92
6.11 Test Load Circuit .......................................................................................................... 92
6.12 Device Clock Table ........................................................................................................ 93
6.13 Clock Requirements and Characteristics ............................................................................... 93
6.13.1 Input Clock Requirements ..................................................................................... 93
6.13.2 Output Clock Characteristics .................................................................................. 94
6.14 Reset Timing ............................................................................................................... 95
6.15 Low-Power Mode Wakeup Timing ...................................................................................... 99
6.16 Event Manager Interface ................................................................................................ 103
6.16.1 PWM Timing ................................................................................................... 103
6.16.2 Interrupt Timing ................................................................................................ 105
6.17 General-Purpose Input/Output (GPIO) – Output Timing ............................................................ 106
6.18 General-Purpose Input/Output (GPIO) – Input Timing .............................................................. 107
6.19 SPI Master Mode Timing ................................................................................................ 108
6.20 SPI Slave Mode Timing ................................................................................................. 112
Copyright © 2009–2011, Texas Instruments Incorporated Contents 3
Komentarze do niniejszej Instrukcji