Texas-instruments TMS320C6454 Instrukcja Użytkownika Pobierz pdf (Strona 182)

www.ti.com

PRODUCT PREVIEW

Bit(n-1) (n-2) (n-3)

Bit 0 Bit(n-1) (n-2) (n-3)

CLKS

CLKR

FSR (int)

FSR (ext)

CLKX

FSX (int)

FSX (ext)

FSX (XDATDLY=00b)

(A)

CLKS

FSR external

CLKR/X (no need to resync)

CLKR/X (needs resync)

TMS320C6454

Fixed-Point Digital Signal Processor

SPRS311A – APRIL 2006 – REVISED DECEMBER 2006

A. Parameter No. 13 applies to the first data bit only when XDATDLY ≠ 0.

B. The CLKS signal is shared by both McBSP0 and McBSP1 on this device.

Figure 7-52. McBSP Timing

(B)

Table 7-61. Timing Requirements for FSR When GSYNC = 1 (see Figure 7-53 )

-720

-850

NO. UNIT

-1000

MIN MAX

1 t

su(FRH-CKSH)

Setup time, FSR high before CLKS high 4 ns

2 t

h(CKSH-FRH)

Hold time, FSR high after CLKS high 4 ns

Figure 7-53. FSR Timing When GSYNC = 1

182 C64x+ Peripheral Information and Electrical Specifications Submit Documentation Feedback

1 2 ... 177 178 179 180 181 182 183 184 185 186 187 ... 224 225

Brak uwag

Texas-instruments TMS320C6454 Instrukcja Użytkownika Strona 182