Texas-instruments TMS320C6454 Instrukcja Użytkownika Pobierz pdf (Strona 146)

www.ti.com

PRODUCT PREVIEW

7.8.4 PLL2 Controller Input Clock Electrical Data/Timing

CLKIN2

TMS320C6454

Fixed-Point Digital Signal Processor

SPRS311A – APRIL 2006 – REVISED DECEMBER 2006

Table 7-39. Timing Requirements for CLKIN2

(1) (2) (3)

(see Figure 7-30 )

-720

-850

NO. UNIT

-1000

MIN MAX

1 t

c(CLKIN2)

Cycle time, CLKIN2 37.5 80 ns

2 t

w(CLKIN2H)

Pulse duration, CLKIN2 high 0.4C ns

3 t

w(CLKIN2L)

Pulse duration, CLKIN2 low 0.4C ns

4 t

t(CLKIN2)

Transition time, CLKIN2 1.2 ns

5 t

J(CLKIN2)

Period jitter (peak-to-peak), CLKIN2 100 ps

(1) The reference points for the rise and fall transitions are measured at 3.3 V V

MAX and V

MIN.

(2) C = CLKIN2 cycle time in ns. For example, when CLKIN2 frequency is 25 MHz, use C = 40 ns.

(3) If EMAC is enabled with RGMII or GMII, CLKIN2 cycle time must be 40 ns (25 MHz).

Figure 7-30. CLKIN2 Timing

146 C64x+ Peripheral Information and Electrical Specifications Submit Documentation Feedback

1 2 ... 141 142 143 144 145 146 147 148 149 150 151 ... 224 225

Brak uwag

Texas-instruments TMS320C6454 Instrukcja Użytkownika Strona 146