Texas-instruments TMS320C64x DSP Instrukcja Użytkownika Strona 253

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 306
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 252
GPIO Registers
General Purpose I/O Operation5-12 SPRU629
Table 56. Video Port Pin Data Input Register (PDIN) Field Descriptions
Bit field
symval
Value Description
3123 Reserved 0 Reserved. The reserved bit location is always read as 0. A
value written to this field has no effect.
22 PDIN22 PDIN22 bit returns the logic level of the VCTL3 pin.
VCTL3LO 0 Pin is logic low.
VCTL3HI 1 Pin is logic high.
21
PDIN21 PDIN21 bit returns the logic level of the VCTL2 pin.
VCTL2LO 0 Pin is logic low.
VCTL2HI 1 Pin is logic high.
20
PDIN20 PDIN20 bit returns the logic level of the VCTL1 pin.
VCTL1LO 0 Pin is logic low.
VCTL1HI 1 Pin is logic high.
190
PDIN[190] PDIN[190] bit returns the logic level of the corresponding
VDATA[n] pin.
VDATAnLO 0 Pin is logic low.
VDATAnHI 1 Pin is logic high.
For CSL implementation, use the notation VP_PDIN_PDINn_symval
Przeglądanie stron 252
1 2 ... 248 249 250 251 252 253 254 255 256 257 258 ... 305 306

Komentarze do niniejszej Instrukcji

Brak uwag